Bp 161 en

Z DCEwiki
Verze z 8. 3. 2014, 00:12, kterou vytvořil Sojkam1 (diskuse | příspěvky) (Automatic addition of PDF link)
Skočit na navigaci Skočit na vyhledávání

Clock with voice output in FPGA

Author: Jan Libosvár

Bakalářské práce 2008

Download thesis in PDF

Subject of the bachelor thesis deals with a functional principle of programmable field arrays FPGA and meaning of VHDL langure in hardware description (design). Next is described microcontroller PicoBlaze , development kit Celoxica RC10 with Xilinx Spartan3 3S1500L FPGA and principle of pulse-width modulation. Practicall task is focused on implementation of audio module and its demonstration in application of clocks with voice output